+ Site Statistics
+ Search Articles
+ PDF Full Text Service
How our service works
Request PDF Full Text
+ Follow Us
Follow on Facebook
Follow on Twitter
Follow on LinkedIn
+ Subscribe to Site Feeds
Most Shared
PDF Full Text
+ Translate
+ Recently Requested

Top-gated silicon nanowire transistors in a single fabrication step



Top-gated silicon nanowire transistors in a single fabrication step



Acs Nano 3(6): 1587-1593



Top-gated silicon nanowire transistors are fabricated by preparing all terminals (source, drain, and gate) on top of the nanowire in a single step via dose-modulated e-beam lithography. This outperforms other time-consuming approaches requiring alignment of multiple patterns, where alignment tolerances impose a limit on device scaling. We use as gate dielectric the 10-15 nm SiO(2) shell naturally formed during vapor-transport growth of Si nanowires, so the wires can be implemented into devices after synthesis without additional processing. This natural oxide shell has negligible leakage over the operating range. Our single-step patterning is a most practical route for realization of short-channel nanowire transistors and can be applied to a number of nanodevice geometries requiring nonequivalent electrodes.

Please choose payment method:






(PDF emailed within 0-6 h: $19.90)

Accession: 056604469

Download citation: RISBibTeXText

PMID: 19425540

DOI: 10.1021/nn900284b


Related references

Facile fabrication of electrolyte-gated single-crystalline cuprous oxide nanowire field-effect transistors. Nanotechnology 27(41): 415205, 2016

Enhanced channel modulation in dual-gated silicon nanowire transistors. Nano Letters 5(12): 2519-2523, 2005

Large area fabrication of vertical silicon nanowire arrays by silver-assisted single-step chemical etching and their formation kinetics. Nanotechnology 25(17): 175601, 2014

Fabrication and characterization of axially doped silicon nanowire tunnel field-effect transistors. Nano Letters 10(12): 4813-4818, 2010

Robust fabrication method for silicon nanowire field effect transistors for sensing applications. Journal of Nanoscience and Nanotechnology 13(8): 5649-5653, 2013

Fabrication and characterization of silicon nanowire p-i-n MOS gated diode for use as p-type tunnel FET. Applied Physics A: Materials Science & Processing 121(3): 1285-1290, 2015

Template-free fabrication of silicon micropillar/nanowire composite structure by one-step etching. Nanoscale Research Letters 7(1): 557, 2012

Transport spectroscopy of a single dopant in a gated silicon nanowire. Physical Review Letters 97(20): 206805, 2006

Nanowire dimensions effect on ON/OFF current ratio and sub-threshold slope in silicon nanowire transistors. Journal of Nanoscience and Nanotechnology 12(9): 7101-7104, 2012

Multiple Schottky Barrier-Limited Field-Effect Transistors on a Single Silicon Nanowire with an Intrinsic Doping Gradient. Acs Applied Materials and Interfaces 9(13): 12046-12053, 2017

Bio-fabrication of nanomesh channels of single-walled carbon nanotubes for locally gated field-effect transistors. Nanotechnology 28(2): 025304, 2017

Liquid-Gated Two-Layer Silicon Nanowire FETs: Evidence of Controlling Single-Trap Dynamic Processes. Nano Letters 18(11): 7305-7313, 2018

Single-crystalline CdTe nanowire field effect transistors as nanowire-based photodetector. Physical Chemistry Chemical Physics 16(41): 22687-22693, 2014

Large-scale fabrication of highly sensitive SnO2 nanowire network gas sensors by single step vapor phase growth. Sensors and Actuators B: Chemical 165(1): 97-103, 2012

Multimode silicon nanowire transistors. Nano Letters 14(11): 6699-6703, 2014